Английская Википедия:ARM Cortex-A520

Содержание

Текст

Текст

Текст

Текст

Текст

Текст

Текст

Текст

Текст

Шаблон:Short description Шаблон:Infobox CPU The ARM Cortex-A520 is a "little" CPU core model from Arm unveiled in TCS23 it serves as a successor to the CPU core ARM Cortex-A510. The Cortex-A500 CPU cores series generally focus on high efficiency, the CPU core can be paired with the other CPU cores in its family like ARM Cortex-A720 or/and Cortex-X4 in a CPU cluster.

Improvements

• 8% peak performance improvement over the Cortex-A510
• Support only 64-bit applications
• Up to 512 KiB of private L2 cache (From 256 KiB)
• Add QARMA3 Pointer Authentication (PAC) algorithm support
• Update to ARMv9.2

Architecture comparison

uArch	Cortex-A53	Cortex-A55	Cortex-A510	Cortex-A520
Peak clock speed	2.3 GHz	2.1 GHz	2.0 GHz	2.0 GHz
Decode Width	2		3	3 (2 ALU)
Dispatch	8
Max In-flight	None (In-order)
branch predictor history (entries)	3072
L0 (Mops entries)	None
L1-I + L1-D	8/64+8/64 KiB	16/64+16/64 KiB	32/64+32/64 KiB
L2	0–256 KB		0–512 KB
L3	?	0–4 MiB	0–16 MiB	0-32 MiB
AArch	32-bit and 64-bit			64-bit
Architecture	ARMv8.0-A	ARMv8.2-A	ARMv9.0-A	ARMv9.2-A

See also

• ARM Cortex-X4, related high performance microarchitecture
• ARM Cortex-A720, related efficient sustained performance microarchitecture
• Comparison of ARMv8-A cores, ARMv8 family

References

Шаблон:Comp-eng-stub